

Layout Dell logo

COPYRIGHT 2015
ALL RIGHT RESERVED
REV: X00
PWB: XXXXX
DATE: 1450-06

PCB R3: 20201124 PCB R3 PN

ZZZ1 PCBT@
PCB 3AA LA-K741P REV1 M/B TRIPOD A31 !
DAB00087011

ZZZ1 PCBU@
PCB 3AA LA-K741P REV1 M/B UNITECH A31 !
DAB00087012

ZZZ1 PCBG@
PCB 3AA LA-K741P REV1 M/B GOLD A31 !
DAB00087013

ZZZ1 PCBC@
PCB 3AA LA-K741P REV1 M/B COMPEQ A31 !
DAB00087014

Dell/Compal Confidential

Schematic Document

(Viper Comet Lake H-R with nVIDIA GN20)

2020-12-03
Rev: 1.0 (A00)

BOM Structure

PCB@/PCBG@/PCBT@/PCBU@/PCBC@ : PCB PN
PCH@: PCH P/N
EC@: EC Chip P/N
NV@: BIOS board ID (GPU type)
GN20_E3@/GN20_E4@/GN20_E5@/GN20_E7@/N20YES@/: GPU_ID & GPU Chip
VRAM_S8@/VRAM_M8@/VRAM_H8@/VRAM_S16@/VRAM_M16@/VRAM_H16@: VRAM Strap Pin
TYPEC@/RTD3@: TBT
LCDTESTEC@: LCD Test
CMC@: CMC Debug Port
128@/256@: ROM Type
RF@/EMI@/ESD@/ TYPEC@RF@ : EMI, ESD and RF Component
CML@: CML platform
CONN@:Connector
DDP16G@/SDP8G@: DDR4 DDP & SDP
SAM8G@/HYX8G@/MCN8G@/MCN8G1@/SAM16G@/HYX16G@/MCN16G@/MCN16G1@/SAM32G@/MCN32G@: DDR4 Chip
S_8G@/H_8G@/M_8G@/M_8G1@/S_16G@/S_16G1@/H_16G@/H_16G1@/M_16G@/M_16G1@/S_32G@/S_32G1@/H_32G@/M_32G@: PCH DDR4 ID Strap pin
@RTD3@/@TBT@:TBT RTD3 Un-POP Component
HMO16S32@: Hynix/Micron old die 16G & S32G T7 pin
MCNGD8A@/MCNGD6A@/SAMGD6A@/SAMGD8A@/
VM6GR3@/VS6GR3@/VH6GR3@/VM8GR3@/VS8GR3@/VH8GR3@/VS16GR3@:VRAM CHIP
@: Un-pop Component

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-K741P
				Date	Thursday, December 03, 2020
				Sheet	1 of 114
				Rev	1.0

Board ID Table for AD channel

Vcc 3.3V +/- 1%		Ra 100K +/- 1%			
Board ID	Rb	VAD_BID min	VAD_BID typ	VAD_BID max	EC AD3
0	0	0.000V	0.000V	0.300V	0x00 - 0x13
1	12K +/- 1%	0.347V	0.354V	0.360V	0x14 - 0x1E
2	15K +/- 1%	0.423V	0.430V	0.438V	0x1F - 0x25
3	20K +/- 1%	0.541V	0.550V	0.559V	0x26 - 0x30
4	27K +/- 1%	0.691V	0.702V	0.713V	0x31 - 0x3A
5	33K +/- 1%	0.807V	0.819V	0.831V	0x3B - 0x45
6	43K +/- 1%	0.978V	0.992V	1.006V	0x46 - 0x54
7	56K +/- 1%	1.169V	1.185V	1.200V	0x55 - 0x64
8	75K +/- 1%	1.398V	1.414V	1.430V	0x65 - 0x76
9	100K +/- 1%	1.634V	1.650V	1.667V	0x77 - 0x87
10	130K +/- 1%	1.849V	1.865V	1.881V	0x88 - 0x96
11	160K +/- 1%	2.015V	2.031V	2.046V	0x97 - 0xA4
12	200K +/- 1%	2.185V	2.200V	2.215V	0xA5 - 0xAF
13	240K +/- 1%	2.316V	2.329V	2.343V	0xB0 - 0xB7
14	270K +/- 1%	2.395V	2.408V	2.421V	0xB8 - 0xBF
15	330K +/- 1%	2.521V	2.533V	2.544V	0xC0 - 0xC9
16	430K +/- 1%	2.667V	2.677V	2.687V	0xCA - 0xD4
17	560K +/- 1%	2.791V	2.800V	2.808V	0xD5 - 0xDD
18	750K +/- 1%	2.905V	2.912V	2.919V	0xDE - 0xF0
19	1.2M +/- 1%	3.020V	3.046V	3.067V	0xF1 - 0xFF

PCIE CLK table

PCIE CLK	PCB Revision
0	GPU
1	SSD2
2	SSD3/WWAN
3	TBT
4	LAN
5	WLAN
6	caldera
7	SSD1

Voltage Rails

Power Plane	Description	S0	S3	S4 / S5
VIN	Adapter power supply	N/A	N/A	N/A
BATT+	Battery power supply	N/A	N/A	N/A
+19VB	AC or battery power rail for power circuit	N/A	N/A	N/A
+VCC_CORE	Core voltage for CPU	ON	OFF	OFF
+VCC_GT	Sliced graphics power rail	ON	OFF	OFF
+0.6VS_VTT	DDR +0.6VS power rail for DDR terminator	ON	OFF	OFF
+1VALW	System +1VALW power rail	ON	ON	ON*
+1V_PRIM	System +1VALW power rail	ON	ON	ON*
+VCCIO	+1.0VS IO power rail	ON	OFF	OFF
+VGA_PCIE	+1.0VS power rail for GPU	ON	OFF	OFF
+MEM_GFX	+1.5VS power rail for GPU	ON	OFF	OFF
+1.2V_VDDQ	DDR-IV +1.2V power rail	ON	ON	OFF
+1VS_VCCST	+1.0V power rail for CPU	ON	ON	OFF
+1VS_VCCSTG	+1.0VS power rail for CPU	ON	OFF	OFF
+3VALW	System +3VALW always on power rail	ON	ON	ON*
+3VLP	+19VB to +3VLP power rail for suspend power	ON	ON	ON
+3VALW_DSW	+3VALW power for PCH DSW rails	ON	ON	ON*
+3V_LAN	+3VALW power for LAN power rails	ON	ON	ON*
+3VS	System +3VS power rail	ON	OFF	OFF
+1.8VALW	+1.8VALW power rail for PCH	ON	OFF	OFF
+3VGS	+3VS power rail for GPU	ON	OFF	OFF
+5VALW	System +5VALW power rail	ON	ON	ON*
+5VS	System +5VS power rail	ON	OFF	OFF
+3VL_RTC	RTC power	ON	ON	ON
+VCC_SA	System Agent power rail	ON	OFF	OFF

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF

PCH-H CM246

HSIO	USB3.1	PCIe	SATA3	Function	
0	1				
1	2			Card reader	
2	3			Caldera	
3	4			JUSB3 left side	
4	5			JIO right side USB2	
5	6			JIO right side USB1	
6	7	1			
7	8	2			
8	9	3			
9	10	4			
10		5			
11		6			
12		7			
13		8			
14		9		JSSD1 , 2280 SATA/PCIe x4	
15		10			
16		11	0a		
17		12	1a	WWAN JSSD3 PCIe X2	
18		13	0b		
19		14	1b	LAN	
20		15	2	WLAN	
21		16	3		
22		17	4	TBT PCIe X4	
23		18	5		
24		19			
25		20		JSSD2 , 2280 PCIe x4	
26		21			
27		22			
28		23			
29		24			

USB2	Function
1	JUSB3 left side
2	JIO right side USB1
3	Caldera
4	ELC
5	Card reader
6	WWAN
7	Camera
8	JIO right side USB2
9	Tobii
10	Per Key
11	Thunderbolt PD
12	Tron light
13	
14	Bluetooth

Symbol Note :




Digital Ground



Analog Ground

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List		
				Size	Document Number	Rev
					LA-K741P	1.0
				Date:	Thursday, December 03, 2020	Sheet 3 of 114




Caldera TX

GPU TX

Caldera RX

GPU RX



CPU(S-SPEC):

UC1

I7-10870H(Refersh)

S IC CL8070104399317 SRK3Y R1 2.2G A31 !
SA00000W2L
SRK3Y@

FOR TBT DDI1

CPU R1:

UC1

i9-10980HK

CL8070104502004 SRH8T R1 2.4G
SA00000C2L
SRH8TR1@

UC1

i7-10750H

CL8070104399315 SRH8Q R1 2.6G FCBGA
SA00000CN1L
SRH8QR3@

UC1

i5-10300H

CL8070104399510 SRH84 R1 2.5G FCBGA
SA00000DPTL
SRH84R1@

CPU R3:

UC1

i9-10980HK

CL8070104502004 SRH8T R1 2.4G A31 !
SA00000C2L
SRH8TR1@

UC1

i7-10750H

CL8070104399315 SRH8Q R1 2.6G A31 !
SA00000CN2L
SRH8QR3@

UC1

i5-10300H

CL8070104399510 SRH84 R1 2.5G A31 !
SA00000DPTL
SRH84R3@

CPU(Q-SPEC):

UC1

i7-10750H


CL8070104399315 QU9U R1 2.6G S
SA00000CN0L
QU9U@



CPU(8C):

UC1


i7-10875H (8C)

CL8070104399111 SRJ8F R1 2.3G A31 !
SA00000DQ1L
SRJ8FR3@






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2017/05/15	Deciphered Date	2018/02/05	Title
					CMC Conn
					LA-K741P
					Rev 1.0
					Date: Thursday, December 03, 2020
					Sheet 7 of 114




Net : DDR_RCOMP0
Net : DDR_RCOMP1
Net : DDR_RCOMP2
Trace Width/Space: 15 mil/ 25 mil
Max Trace Length: 500 mil


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title	CPU(2/7) DDR4
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-K741P	Rev 1.0
				Date:	Thursday, December 03, 2020
				ISheet	8 of 114




PCI EXPRESS STATIC LANE REVERSAL FOR ALL PEG PORTS	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition ★ 0: Lane Reversed









Display Port Presence Strap	
CFG4	1: Disabled; No Physical Display Port attached to Embedded Display Port ★ 0: Enabled; An external Display Port device is connected to the Embedded Display Port




PCIe Port Bifurcation Straps	
CFG[6:5]	11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) ★ 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled




PEG DEFER TRAINING	
CFG7	★ 1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training






Net: CFG_RCOMP
Trace Width/Space: 4 mil/ 12 mil
Max Trace Length: 600 mil






VCCPLL_OC is allowed to be turned off during S3 and DS3 if it is not powered directly from VDDQ



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number
				LA-K741P
				Rev 1.0
				Date: Thursday, December 03, 2020 Sheet 11 of 114




1. VccGT_SENSE / VssGT_SENSE Trace Length Match < 25 mils
2. Maintain 25-mil separation distance away from any other dynamic signals.
3. RC1, RC2 should be placed within 2 inches (50.8 mm) of CPU

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CPU(6/7) +VCCGT	
Size	Document Number	Rev		Date	
LA-K741P	1.0	Thursday, December 03, 2020		Sheet 12 of 114	

<

Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title	CPU(7/7) VSS		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				LA-K741P			1.0
				Date:	Thursday, December 03, 2020	Sheet	13 of 114





Net : XCLK_BIASREF
Trace Width/Space: 15mil /15 mil
Max Trace Length: 1000 mil





PEG(dGPU)
SSD2
SSD3/WWAN
Thunderbolt
LAN
WLAN
Caldera
SSD1






#571182 CNL_PCH_H_EDS_V1 Rev.0.7
External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V.
571007 CFL_MOW_Archive_WW22_2017
STUFF R on GPP_H15



This signal has a weak internal pull-down.
0 = Master Attached Flash Sharing (MAFS) enabled (Default)
1 = Slave Attached Flash Sharing (SAFS) enabled.
Notes:
1. This signal is in the primary well.
Warning: This strap must be configured to '0' if the eSPI or LPC strap is configured to '0'







Close RH1606




20200728, change main to SA0000DL800 (GD), due to Winbond has driving strength issue.


GPU
SSD2
SSD3/WWAN
TBT
LAN
WLAN
Caldera
SSD1




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (2/7) CLK,SPI,PLTRST
Size	Document Number	Sheet	15 of 114	Rev 1.0
LA-K741P				
Date:	Thursday, December 03, 2020	Sheet	15 of 114	Rev 1.0



Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		PCH (3/7) PM,HDA,SMB,JTAG	
2017/05/15		2018/02/05		Size	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		Rev	
		LA-K741P		1.0	
Date:		Thursday, December 03, 2020		Sheet	
		16		of 114	





Close to E1, D1

Close to P2, P3

Close to C49, D49, E49

Close to B1,B2,B3,C1,C2

Close to U26,U29V25,V27,V28,V30,V31

Close to C49,D49,E49

Close to AF31,AG31,AD31,AA22,AA23,AB20,AB22,AB23,AB27,AB28,AB30,AD20,AD23,AD27,AD28,AD30,AF23,AF27,AF30,AE17

Close to AG19,AG20,AR15,AN15,BB11

Close to AE35,AE36

Close to AC35,AC36

Close to AY8,BB7




Close to BE48,BE49

Close to BC49,BD49

Close to E1,D1

Close to AG19,AG20,AR15,AN15,BB11

Security Classification	Compal Secret Data		Title	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date: Thursday, December 03, 2020				Sheet 19 of 114



2224 K700160
ALT GROUP PARTS 16G SAMSUNG D3G1
K700231.LB

2225 K70M160
MICRON 2933 DGRS1
K700231.LB

2226 K70H160
ALT GROUP PARTS 16G HYUN 2933 DGRS1
K700231.LB

2227 K70H320
ALT GROUP PARTS 32G SAMSUNG D3G1
K700231.LB

2228 K70M320
MICRON 2933 DGRS1
K700231.LB

2229 K70H320
ALT GROUP PARTS 32G HYUN 2933 DGRS1
K700231.LB

2230 K70M640
MICRON 2933 DGRS1
K700231.LB

2231 K70H640
ALT GROUP PARTS 64G MIC R3 DGRS1
K700231.LB

VRAM X76:

ZZ28 X76S4G@
ALT. GROUP PARTS 8GB SAM CRMV1 GDR51
X76S21L84

ZZ27 X76S8G@
ALT. GROUP PARTS 8GB SAM CRMV1 GDR51
X76S21L85

ZZ25 X76M8G@
ALT. GROUP PARTS 8GB MICRON 0H8BD GDR51
X76S21L86

ZZ23 X76M8G@
ALT. GROUP PARTS 8GB MICRON 0H8BD GDR51
X76S21L87

ZZ20 X76H8G@
ALT. GROUP PARTS 8GB HYNIX 4TDJ1 GDR51
X76S21L88

ZZ21 X76H8G@
ALT. GROUP PARTS 8GB HYNIX 4TDJ1 GDR51
X76S21L89

ZZ22 X76S16G@
ALT. GROUP PARTS 8GB SAM DVFT2 GDR51
X76S21L8A


8G bit GDDR6(GN20-E3)					
Micron 6G Byte		Samsung 6G Byte		Hynix 6G Byte	
R1 SA0000BND6L	R3 SA0000BND7L	R1 SA0000C625L	R3 SA0000C626L	R1 SA0000DUW0L	R3 SA0000DUW1L
U011 VMGR1@ MT61K25M32JE-14-A SA0000BNDL	U015 VMGR1@ MT61K25M32JE-14-A SA0000BNDL	U011 V56R1@ K4Z8032SBC-HC14 SA0000C62L	U015 V56R1@ K4Z8032SBC-HC14 SA0000C62L	U011 V56R1@ H56CBH44AIR-S2C SA0000DUWL	U015 V56R1@ H56CBH44AIR-S2C SA0000DUWL
U013 VMGR1@ MT61K25M32JE-14-A SA0000BNDL	U016 VMGR1@ MT61K25M32JE-14-A SA0000BNDL	U013 V56R1@ K4Z8032SBC-HC14 SA0000C62L	U016 V56R1@ K4Z8032SBC-HC14 SA0000C62L	U013 V56R1@ H56CBH44AIR-S2C SA0000DUWL	U016 V56R1@ H56CBH44AIR-S2C SA0000DUWL
U013 VMGR1@ MT61K25M32JE-14-A SA0000BNDL	U017 VMGR1@ MT61K25M32JE-14-A SA0000BNDL	U013 V56R1@ K4Z8032SBC-HC14 SA0000C62L	U016 V56R1@ K4Z8032SBC-HC14 SA0000C62L	U013 V56R1@ H56CBH44AIR-S2C SA0000DUWL	U016 V56R1@ H56CBH44AIR-S2C SA0000DUWL
U014 VMGR1@ MT61K25M32JE-14-A SA0000BNDL	U014 VMGR1@ MT61K25M32JE-14-A SA0000BNDL	U014 V56R1@ K4Z8032SBC-HC14 SA0000C62L	U014 V56R1@ K4Z8032SBC-HC14 SA0000C62L	U014 V56R1@ H56CBH44AIR-S2C SA0000DUWL	U014 V56R1@ H56CBH44AIR-S2C SA0000DUWL

8G bit GDDR6 GN20-E4/E5/E7(120W)					
Micron 8G Byte		Samsung 8G Byte		Hynix 8G Byte	
R1 SA0000BND6L	R3 SA0000BND7L	R1 SA0000C625L	R3 SA0000C626L	R1 SA0000DUW0L	R3 SA0000DUW1L
U011 VMGR1@ MT61K25M32JE-14-A SA0000BNDL	U015 VMGR1@ MT61K25M32JE-14-A SA0000BNDL	U011 V56R1@ K4Z8032SBC-HC14 SA0000C62L	U015 V56R1@ K4Z8032SBC-HC14 SA0000C62L	U011 V56R1@ H56CBH44AIR-S2C SA0000DUWL	U015 V56R1@ H56CBH44AIR-S2C SA0000DUWL
U012 VMGR1@ MT61K25M32JE-14-A SA0000BNDL	U016 VMGR1@ MT61K25M32JE-14-A SA0000BNDL	U012 V56R1@ K4Z8032SBC-HC14 SA0000C62L	U016 V56R1@ K4Z8032SBC-HC14 SA0000C62L	U012 V56R1@ H56CBH44AIR-S2C SA0000DUWL	U016 V56R1@ H56CBH44AIR-S2C SA0000DUWL
U013 VMGR1@ MT61K25M32JE-14-A SA0000BNDL	U017 VMGR1@ MT61K25M32JE-14-A SA0000BNDL	U013 V56R1@ K4Z8032SBC-HC14 SA0000C62L	U017 V56R1@ K4Z8032SBC-HC14 SA0000C62L	U013 V56R1@ H56CBH44AIR-S2C SA0000DUWL	U017 V56R1@ H56CBH44AIR-S2C SA0000DUWL
U014 VMGR1@ MT61K25M32JE-14-A SA0000BNDL	U018 VMGR1@ MT61K25M32JE-14-A SA0000BNDL	U014 V56R1@ K4Z8032SBC-HC14 SA0000C62L	U018 V56R1@ K4Z8032SBC-HC14 SA0000C62L	U014 V56R1@ H56CBH44AIR-S2C SA0000DUWL	U018 V56R1@ H56CBH44AIR-S2C SA0000DUWL








16G bit GDDR6 GN20-E7(150W)	
Samsung 16G Byte	
R1 SA0000CBG0L	R3 SA0000CBG2L
U011 V516R1@ K4ZAF32SBM-HC14 SA0000CBG0L	U015 V516R1@ K4ZAF32SBM-HC14 SA0000CBG0L
U012 V516R1@ K4ZAF32SBM-HC14 SA0000CBG0L	U016 V516R1@ K4ZAF32SBM-HC14 SA0000CBG0L
U013 V516R1@ K4ZAF32SBM-HC14 SA0000CBG0L	U017 V516R1@ K4ZAF32SBM-HC14 SA0000CBG0L
U014 V516R1@ K4ZAF32SBM-HC14 SA0000CBG0L	U018 V516R1@ K4ZAF32SBM-HC14 SA0000CBG0L

DDR4 Memory Down_CHA

Non-Interleave Memory







DDR4 Memory Down_CHA




Security Classification	Compul Secret Data	2018/12/01	2018/12/01
Issued Date	2017/5/4/07	2018/12/01	2018/12/01
Rev	1.0	1.0	1.0
Rev	1.0	1.0	1.0
Rev	1.0	1.0	1.0

Non-Interleave Memory










DDR4 Memory Down_CHB

Non-Interleave Memory









DDR4 Memory Down_CHB




DDR4 Memory Down_CHB

Non-Interleave Memory



Security Classification		Compul Secret Data		Title	
Issued Date	2017/6/4/07	Deciphered Date	2018/12/31	Compul Electronics, Inc. DDR4 Memory Down CHB	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF CARL ELECTRONICS, INC. OR ANY SUBSIDIARY OF CARL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF CARL ELECTRONICS, INC. ANY USE OF OR DISCLOSURE TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAUL ELECTRONICS, INC. IS PROHIBITED.				Size	Rev
DDDRA - Name LA-K741P				1	1.0
DWS:		2020/03/20		Sheet	26 of 114



	22uF	10uF	4.7uF	1uF	0.47uF
PEX_DVDD	2	3	2	6	0
PEX_HVDD	2	3	2	10	0

**GN20-E3
MP Sample**







S IC: GN20-E3 A1 FC8BA 2714 GPU A31 !
SAG000000011
GN20_E3B

**GN20-E5
MP Sample**


S IC: GN20-E5 A1 BGA 2714 GPU A31 !
SAG000000011
GN20_E5B

**GN20-E7
MP Sample**

S IC: GN20-E7 A1 BGA 2714 GPU A31 !
SAG000000011
GN20_E7B



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/06/07	Designated Date	2018/06/07	Rev	NY(2/8) IFP ABCDEF
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Drawn	LA-K741P
				Check	28 of 114



CKE_A

Reset

CKE_B

CKE_A

Reset

CKE_B

CKE_A




Reset

CKE_B

CKE_A

Reset



CKE_B



CKE_A

Reset

CKE_B



9.2.2.3 Failsafe Over-Temperature Protection Strap

The FS_OVERT* strap is configured with the ROM_S0, ROM_SI, and ROM_CLK signal levels.

The FS_OVERT* strap enables the Failsafe_OVERT* function, which extends the over-temperature protection provided by the normal OVERT* input and external temperature monitoring hardware. The Failsafe_OVERT* function monitors a temperature sensor inside the GPU. If it detects an over-temperature condition but the external circuitry has not asserted the OVERT* bidirectional/open-drain signal, it proactively asserts that open-drain OVERT* signal, to disable the NVDD power supply. The Failsafe_OVERT* function maintains assertion of the OVERT* bidirectional/open-drain signal, even after the main power partitions of the GPU have powered down. The Failsafe_OVERT* function is reset when a PCIe reset is received by the GPU (after re-amp-up of NVDD).

The FS_OVERT* strap should be configured to ENABLE the Failsafe_OVERT* function. See the L-L-H of [Table 9.4](#).

Table 9.4 FS_OVERT* Strap Enablement

Strap Pins <small>see Note 1</small>			FS_OVERT* Function
ROM_S0	ROM_SI	ROM_SCLK	
<small>see Note 2</small>			
L	L	L	FS_OVERT* function DISABLED
L	L	H	FS_OVERT* function ENABLED (default)
all other configurations			(Invalid; do not configure)

Table 9.5 SMB_ALT_ADDR, DEVID_SEL, PCIE_CFG, VGA_DEVICE

Strap Pins <small>See Note</small>			Functions Selected by The Strapping			
STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	BEVID_SEL	PCIE_CFG	VGA_DEVICE
L	L	L	0	0	0	0
L	L	H	0	0	0	1
L	H	L	0	1	0	0
L	H	H	0	1	1	1
H	L	L	0	1	0	0
H	L	H	0	1	0	1

► DEVID_SEL: NVIDIA defines original and a re-brand Device ID on a per-GPU basis. This Device ID Select strap allows selection between the original PCIe Device ID defined for the GPU (via a function setting of '0'), and the alternate "re-brand" Device ID defined for the GPU (via a function setting of '1').

Table 9.3 RAMCFG

STRAP3	STRAP4	STRAP5	RAMCFG Setting Number for RAMCFG pins corresponding to this strap configuration
L	L	L	0 (0x0000)
L	L	H	1 (0x0001)
L	H	L	2 (0x0002)
L	H	H	3 (0x0003)
H	L	L	4 (0x0004)
H	L	H	5 (0x0005)
H	H	L	6 (0x0006)
H	H	H	7 (0x0007)
L	L	L	8 (0x0008)
L	L	H	9 (0x0009)
L	L	L	10 (0x000A)
L	L	H	11 (0x000B)
L	H	L	12 (0x000C)
L	H	H	13 (0x000D)
H	L	L	14 (0x000E)
H	L	H	15 (0x000F)

Table 9.3 RAMCFG

STRAP2	STRAP1	STRAP0	Use Memory RWL for memory configs corresponding to these numbers)
H	L	M	16 (RAM010)
H	M	L	17 (RAM011)
H	M	H	18 (RAM012)
M	H	M	19 (RAM013)
L	M	M	20 (RAM014)
M	L	M	21 (RAM015)
M	M	L	22 (RAM016)
M	M	H	23 (RAM017)
M	H	L	24 (RAM018)
M	H	H	25 (RAM019)
H	M	L	26 (RAM020)
H	M	H	27 (RAM021)
H	H	L	28 (RAM022)
H	H	H	29 (RAM023)

Table 1. GN20-E7 GDDR6 Recommended Memories

Memory Density	Allowed Memory Configuration	FBVDD/I/O	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
14 Gb	2CHx256M16	1.35V	Samsung	K4A23296BC-HC14	C-die	0d0	14 Gbps	1400	Full	Production candidate
		1.25V	Micro	MT41K256M28E-100	A-die	0d0	14 Gbps	1400	Full	Production candidate
		1.25V	Hyundai	H54UC256M28E-100	A-die	0d0	14 Gbps	1400	Full	Production candidate
8 Gb	2CHx256M16	1.35V	Samsung	K4A23296BC-HC14	C-die	0d0	14 Gbps	1400	Full	Production candidate
		1.25V	Micro	MT41K256M28E-100	A-die	0d0	14 Gbps	1400	Full	Production candidate
		1.25V	Hyundai	H54UC256M28E-100	A-die	0d0	14 Gbps	1400	Full	Production candidate

Notes:
1. Refer to GN20-E7 GaFPGA Product Spec for memory voltages and clocks.
2. Before the date code is available, the specially screened (for 11 Gbps @ 1.25V support) Samsung memory is identified by "C" letters inserted before the seven digits in its lot ID.
3. Before the date code is available, the specially screened (for 11 Gbps @ 1.25V support) Micron memory will include the "GN20E-1.2V @ 11 Gbps" words in the label.
4. For GN20-E7, the maximum allowable memory case temperature is 95 °C.

Table 2. GN20-E5/E4 GDDR6 Recommended Memories


Memory Density	Allowed Memory Configuration	FBVDD/I/O	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	2CHx256M16	1.35V	Samsung	K4A23296BC-HC14	C-die	0d0	14 Gbps	1400	Full	Production candidate
		1.25V	Micro	MT41K256M28E-100	A-die	0d0	14 Gbps	1400	Full	Production candidate
		1.25V	Hyundai	H54UC256M28E-100	A-die	0d0	14 Gbps	1400	Full	Production candidate


Notes:
1. Refer to GN20-E5 GaFPGA Product Spec for memory voltages and clocks.
2. Before the date code is available, the specially screened (for 11 Gbps @ 1.25V support) Samsung memory is identified by "C" letters inserted before the seven digits in its lot ID.
3. Before the date code is available, the specially screened (for 11 Gbps @ 1.25V support) Micron memory will include the "GN20E-1.2V @ 11 Gbps" words in the label.
4. For GN20-E5, the maximum allowable memory case temperature is 95 °C.


Table 3. GN20-E3 GDDR6 Recommended Memories





Memory Density	Allowed Memory Configuration	FBVDD/I/O	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	2CHx256M16	1.35V	Samsung	K4A23296BC-HC14	C-die	0d0	14 Gbps	1400	Full	Production candidate
		1.25V	Micro	MT41K256M28E-100	A-die	0d0	14 Gbps	1400	Full	Production candidate
		1.25V	Hyundai	H54UC256M28E-100	A-die	0d0	14 Gbps	1400	Full	Production candidate

Notes:
1. Refer to GN20-E3 GaFPGA Product Spec for memory voltages and clocks.
2. Before the date code is available, the specially screened (for 11 Gbps @ 1.25V support) Samsung memory is identified by "C" letters inserted before the seven digits in its lot ID.
3. Before the date code is available, the specially screened (for 11 Gbps @ 1.25V support) Micron memory will include the "GN20E-1.2V @ 11 Gbps" words in the label.
4. For GN20-E3, the maximum allowable memory case temperature is 95 °C.









[illegible][illegible]


Around DRAM UG15




Around DRAM UG16





Around DRAM UG17




Around DRAM UG18  v1.20078_9588 UG18









Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2018/08/07	Deciphered Date	2019/08/07	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DGPU DC/DC Interface	
				Size	Document Number
				LA-K741P	Rev 1.0
Date:	Thursday, December 03, 2020	Sheet	37	of	114







20200708, EMI modify CMC part to SM070003V00 as reserved
20201118, modify L2-L5 footprint to -NPM.
20201202, modify series resistor to 0ohm.






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-K741P	
				Date: Thursday, December 03, 2020	Rev 1.0
				Sheet 41 of 114	






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-K741P	
				Date: Thursday, December 03, 2020	Rev 1.0
				Sheet 45 of 114	


Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT UNLESS AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
					LA-K741P	1.0	
Date:				Thursday, December 03, 2020	Sheet	46	of 114



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-K741P	
				Date: Thursday, December 03, 2020	Rev 1.0
				Sheet 47 of 114	






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-K741P	
				Date:	Thursday, December 03, 2020
				Sheet	48 of 114
				Rev	1.0







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-K741P	
				Date: Thursday, December 03, 2020	Rev 1.0
				Sheet 49 of 114	

CCG5 Power path Port1


Type-C 5V Provide Path Control
Support PD3.0
5V@3A



20200803, modify DT10 to SC300001Y00, due to SA00003200 removed from A31 pool.





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/03/29	Deciphered Date	2019/03/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-K741P	1.0
				Date: Thursday, December 03, 2020	Sheet 50 of 114




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-K741P	
				Date: Thursday, December 03, 2020	Rev 1.0
				Sheet 51 of 114	

Main Func = WWAN






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-K741P	
				Date: Thursday, December 03, 2020	Rev 1.0
				Sheet 53 of 114	




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-K741P	
				Date:	Thursday, December 03, 2020
				Sheet	54 of 114
				Rev	1.0

5	4	3	2	1							
D				D							
C				C							
B				B							
A				A							
		Security Classification		Compal Secret Data		Compal Electronics, Inc.					
		Issued Date		2017/05/15		Deciphered Date		2018/02/05		Title	
		THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number		Rev			
				Date: Thursday, December 03, 2020		Sheet 55 of 114		1.0			
5	4	3	2	1							







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-K741P	
				Date:	Thursday, December 03, 2020
				Sheet	56 of 114
				Rev	1.0



Security Classification		Compal Secret Data				Compal Electronics, Inc.										
Issued Date		2017/05/15		Deciphered Date		2018/02/05		Title								
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.																
										Size	Document Number			Rev		
										LA-K741P				1.0		
Date:		Thursday, December 03, 2020				Sheet		57 of 114								

Main Func = EC ENE-KC3810

Main Func = S5 Lid



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/03/29	Deciphered Date	2019/03/29	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				EC ENE-KB9022/S5 LID		
				Size	Document Number	Rev
					LA-K741P	1.0
				Date:	Thursday, December 03, 2020	Sheet 59 of 114

SMBUS Address [0x9A]


Comet Lake
PCH-H
HM470

SA0000DDP4L


SMBUS Address [0xB8/0xB9]

KBC
KB9542G-F



SA0000BPU30





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title	SMBus Block Diagram
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Thursday, December 03, 2020
				Sheet	61 of 114
				Rev	1.0
				LA-K741P	






Main Func = ELC



Main Func = Touch pad



Security Classification	Compel Secret Data			
Issued Date	2017/05/15	Deciphered Date	2018/02/05	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPERTY PROPERTY OF COMPEL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND PROPRIETARY INFORMATION. THIS SHEET OR INFORMATION IS NOT TO BE TRANSMITTED OR DISCLOSED TO ANY PERSON OR FIRM OR GOVERNMENT AGENCY OR AUTHORITY WITHOUT THE WRITTEN PERMISSION OF COMPEL ELECTRONICS, INC. UNLESS THE SHEET OR INFORMATION IS CONTAINED HEREIN IS USED BY AN INDIVIDUAL OR BY ANY THIRD PARTY WHICHHAS BEEN GRANTED PERMISSION BY COMPEL ELECTRONICS, INC.			Title ELC (2) TPPW/LOGOTRON Size 14-K741P	
Date: Thursday, December 01 2005			Page: 43 of 114	




Per Key pin define

Pin1~4	VBUS
Pin5	NC
Pin6	+3.3V_ELC
Pin7	NC
Pin8~9	GND
Pin10	D-
Pin11	D+
Pin12~14	GND
Pin15	I2C_INT
Pin16	I2C_CLK(EC)
Pin17	I2C_DAT(EC)
Pin18	LDO_EN
Pin19	I2C_CLK(ELC)
Pin20	I2C_DAT(ELC)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				ELC (3) KBBL/Per Key	
				Size	Document Number
				LA-K741P	
				Date:	Thursday, December 03, 2020
				Sheet	64 of 114
				Rev	1.0


5	4	3	2	1				
D				D				
C				C				
B				B				
A				A				
		Security Classification		Compal Secret Data		Compal Electronics, Inc.		
		Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title		
		THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
						LA-K741P		1.0
						Date:	Thursday, December 03, 2020	Sheet 67 of 114
5	4	3	2	1				

PCIe SSD#2 , 2280




PEDET	Module Type
0	SATA
1	PCIe



PCIe / SATA SSD SSD#1 , 2280




JSSD2




JSSD1






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-K741P	
				Date: Thursday, December 03, 2020	Rev 1.0
				Sheet 69 of 114	

5	4	3	2	1							
D				D							
C				C							
B				B							
A				A							
		Security Classification		Compal Secret Data		Compal Electronics, Inc.					
		Issued Date		2017/05/15		Deciphered Date		2018/02/05		Title	
		THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number		Rev			
				LA-K741P		1.0					
		Date:		Thursday, December 03, 2020		Sheet		70 of 114			
5	4	3	2	1							





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-K741P	
				Date: Thursday, December 03, 2020	Rev 1.0
				Sheet 71 of 114	




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-K741P	
				Date:	Thursday, December 03, 2020
				Sheet	72 of 114
				Rev	1.0

USB charge for DC S5




For Audio DB conn



For USB DB conn



Caldera connector



221 ohm for white LED
316 ohm for red LED
on dock cable side



CDRA_LED_WHITE_MOS

CDRA_LED_RED_MOS




PCIE Clock Buffer	RM25	RM27 / RM28	CM16	CM98 / CM99
Pericom (SA00007J200) X785231L14	SD00001N200 (475 +1% 0201)	SD041330A80 (33 +1% 0201)	SE102104K00 (0.1U +10% 0402)	SE076103K80 (0.1U 16V K X7R 0402)
IDT (SA00007Z000) X785231L15	SD00000C040 (412 +1% 0201)	SD00000V000 (27 +1% 0201)	SE00000CL10 (1U +10% 0402)	SE076104K80 (0.1U 16V K X7R 0402)


PCIE_CLK_BUFFER




DEM*EGPU



Tie 1k ohm to VDD = Register Access SMBus Slave mode
FLOAT = Read External EEPROM (Master SMBUS Mode)
Tie 1k ohm to GND = Pin Mode




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-K741P	
				Date:	Thursday, December 03, 2020
				Sheet	75 of 114
				Rev	1.0



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-K741P	
				Date: Thursday, December 03, 2020	Rev 1.0
				Sheet 76 of 114	



Fintek thermal sensor---> CPU core, DIMM




Address 1001_101xb

2nd source
SA000029210-->EMC1403-2-AIZL-TR


Close U2407



REMOTE1,2 (+/-) :
Trace width/space:10/10 mil
Trace length:<8"




CPU FAN Control circuit




GPU FAN Control circuit

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				Rev
				1.0
				Date: Thursday, December 03, 2020
				Sheet 77 of 114

+5VS and +3VS switch
20mohm/6A per channel




+3VALW_PCH switch
20mohm/6A per channel




Add for power down sequence

For meet tPLT17 & tCPU28 power down sequence.
tPLT17 : 1us (Max)
tCPU28 : 1us (Max)

For meet tPLT15 power down sequence(Un-Stuff)
tPLT15 : 1us (Max)




+VCCST switch
4.4mohm/6A
TR=12.5us@Vin=1.05V




Main source AC5 SA00008A800 (S1 C AOZ1334DI-01_DFN8-7_3X3)
2nd source APEC SA00006V300 (S1 C APE8939GNB_DFN8-7_3X3)
3rd source EMC SA00008R600 (S1 C E M201V_DFN8-7_3X3)


+VCCSTG switch
4.4mohm/6A
TR=12.5us@Vin=1.05V




+1.2V_VCCPLL_OC switch
4.4mohm/6A
TR=12.5us@Vin=1.05V




+1.8V_RUN Source






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-K741P	
				Date:	Thursday, December 03, 2020
				Sheet	79 of 114
				Rev	1.0


Main Func = Screw




CPU & GPU




PTH




Stand-off



Fiducial Mark




PC-Beam (Stand-off)



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2018/02/05	Title	Screw Hole
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Thursday, December 03, 2020
				Sheet	80 of 114
				Rev	1.0

Power block







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR POWER BLOCK DIAGRAM	
				Size	Document Number
				LA-K74IP	Rev 0.3
Date: Thursday, December 03, 2020				Sheet 81	of 114

Battery 86W
86W/9V=9.56A

confirm PJPBATT pin


Battery connector:

- 1.GND
- 2.GND
- 3.GND
- 4.SYS_PRES
- 5.BATT_PRS
- 6.DAT_SMB
- 7.CLK_SMB
- 8.BATT++
- 9.BATT++
- 10.BATT++




battery unplug proshot


For PROCHOT




<58,85> ADP_I



adapter unplug proshot





CPU thermal protection






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/05/15	Deciphered Date	2017/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-K741P	Rev 0.3
				Date: Thursday, December 03, 2020	Sheet 82 of 114

Main Func = Type-C PD Selector



Change to AOZ1327




S3

Battery information:
 3S1P (3cells/3S2P6cell)
 12.6V/ 86Wh (nominal) : 12.6V/56W
 Charge Voltage: 13.2V (CC-CV Mode)
 Rated Charge Current: mA (normal)
 Fast charging : mA(1C/50%)
 Update by 2019/5/28


Notice:

BAT_DET#
 H: >4.6V (Battery remove).
 L: <4.1V (Battery plug in).
 (2018/10/19)




Security Classification		Control Secret Data		Compal Electronics, Inc.	
Issued Date	2018/05/16	Deciphered Date	2018/12/01	Doc	PWR Charger
<p>THE READER OF THIS DOCUMENT IS ADVISED THAT THIS DOCUMENT IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. THE READER OF THIS DOCUMENT IS ADVISED THAT THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>					
Date	Thursday, December 13, 2019	Version	1.0	Page	24

Input Current: 12.539A
 $3.4V \times 11.782A / 0.85 / 9V = 5.236A$
 $5.16V \times 10.8275A / 0.85 / 9V = 7.303A$




Input Current: 1.047A

$$1.2V \times 6.68A / 0.85 / 9V = 1.047A$$




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/05/16	Deciphered Date	2018/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR 1.2VP/0.6VSP	
Size		Document Number		Rev	
		LA-K741P		0.3	
Date:		Thursday, December 03, 2020		Sheet 87 of 114	

Input Peak Current:0.153A
 $25 \times 0.208 / 3.4 = 0.153A$




+2.5V_MEM
 Vout = 2.5 V
 TDC 0.1456A
 Peak Current 0.208A
 OCP 3.1 A

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/05/16	Deciphered Date	2018/12/31	Title	PWR +2.5V MEM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-K741P	Rev 0.3
				Date	Thursday, December 03, 2020
				Sheet	88 of 114



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/05/16	Deciphered Date	2018/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR +1VALWP	
Size	Document Number	Rev		0.3	
LA-K741P		Date:		Thursday, December 03, 2020	
Sheet		89		of 114	

Main Func = VCORE




Security Classification		Compal Secret Data		Title	
Issued Date	2016/01/06	Deciphered Date	2017/01/06	+VCORE NCP81266	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS TRADE SECRET INFORMATION, THE INFORMATION CONTAINED HEREIN, AND THE INFORMATION CONTAINED ON ANY OTHER SHEET OF THIS DRAWING IS UNCLASSIFIED EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-K741P	
				Date:	Thursday, December 08, 2020

Main Func = CORE_Phase1&2

+VCC_CORE
TDC = 146A (I_PL2)
Peak current = 254A
OCP current = 322A
Fsw = 540KHz
Delta IL = 12.27A
DC Load line : 1.1m V/A

DRMOS
H/S Rds(on) : 5.88mohm
L/S Rds(on) : 1.36mohm

Choke
Idc = 35A
Isat = 50A
Rdc = 0.85mohm +-5%




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+VCC_CORE_Phase1&2	
				Size	Document Number
				Date:	Thursday, December 03, 2020
				Sheet	92 of 114

Main Func = CORE_Phase5&6

```
+VCC_CORE
TDC = 146A (I_PL2)
Peak current = 254A
OCP current = 322A
Fsw = 540KHz
Delta IL = 12.27A
DC Load line : 1.1m V/A
```


DRMOS
H/S Rds(on) : 5.88mohm
L/S Rds(on) : 1.36mohm

Choke
Idc = 35A
Isat = 50A
Rdc = 0.85mohm +-5%




Security Classification		Compal Secret Data		Compal Electronics, Inc. +VCC CORE Phase5&6		
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-K741P	0.5
				Date:	Thursday, December 03, 2020	Sheet 94 of 114

Main Func =+VCCSA




Security Classification	Compal Secret Data	Compal Electronics, Inc.
Issued Date	2016/01/06	Deciphered Date
Deciphered Date	2017/01/06	
Title	PWR +VCC GT/+VCC SA	
Docu	LA-K741P	Rev 0.3
Date	Thursday, December 03, 2020	Sheet 95 of 114

+VCC CORE




+VCC CORE
470uF D2 x5
22uF 0603 x26 + Reserve x22
10uF 0805 x35
1uF 0201 x48

+VCCGT



+VCCGT
470uF D2 x1
22uF 0603 x21

+VCCSA



+VCCSA
220uF D7 x1
22uF 0805 x14
10uF 0805 x1

+VCC CORE





X7S Change to X7T_Part number applying

+VCC CORE

X7S Change to X7T_Part number applying

X7S Change to X7T_Part number applying

Security Classification			Compl Secret Data		Title	
Issued Date	2018/05/16	Declassified Date	2018/12/31		PWR CPU DECOUPLING	Rev 0.3
THIS SHEET OF ENGINEERING DRAWING IS THE PROPERTY OF COMTEL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS TO BE KEPT SECRET AND NOT DISCLOSED TO ANY OTHER PARTY WITHOUT THE WRITTEN CONSENT OF COMTEL ELECTRONICS, INC. MAY BE USED BY OR FOR DISCLOSED TO ANY OTHER PARTY WITHOUT THE WRITTEN CONSENT OF COMTEL ELECTRONICS, INC.						
Date	Issued	Declassified	Rev	0.3		




20200903 Follow SP-09948-001_v04
 Edp-c 3.5A -> 2.9A
 TDC=2.9+0.330*5= 4.55A
 Edp-p 4.4A->5.9A
 Peak current=5.9+0.330*5=7.55A


+1.8VSP
 Vout = 1.83V
 TDC 4.55A
 Peak Current 7.55A
 OCP current 12A
 FSW=500kHz
 Delta IL = 3.27A

Converter

H/S Rds (on) : 22mohm
 L/S Rds (on) : 11mohm

Choke
 Idc = 7A
 Isat = 13.7A
 Rdc = 18.9m ohm (Typ), 20m ohm(Max)





Input Current: 0.55A
 $0.95V \times 4.425A / 0.85V = 0.55A$

20200710 PR1118 reserve, pop PR1106 for sequence.
20200716 PR1118 remove.

Output current limit threshold select i on		
Low	6A	
Floating	8A	V
High	10A	

20200903 Follow SP-09948-001_v04
Edp-c 2.9A -> 2.1A
TDC=2.1+0.305*5= 3.625A
Edp-p 3.2A->4.2A
Peak current=4.2+0.305*5=5.725A

+1.0VS_VGAP
Vout=0.95V
TDC=3.625A
Peak Current 5.725A
OCP current 8A
FSW=500kHz
Delta IL = 1.8A

Converter

	TYP
H/S Rds(on) :	38mohm
L/S Rds(on) :	19mohm

Choke
Idc = 5A
Isat = 8.5A
Rdc = 22m ohm (Typ) , 27m ohm(Max)

Reserve

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/04/19	Deciphered Date	2020/04/19	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR UP9530 Controller	
				Size	Document Number
				LA-K741P	
Date:		Thursday, December 03, 2020		Sheet	99 of 114
Rev		0.3			

Reserve

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/04/19	Deciphered Date	2020/04/19	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR 2 stages	
				Size	Document Number
				LA-K741P	
Date: Thursday, December 03, 2020				Sheet	100 of 114
Rev		0.3			


Reserve

Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2019/04/19		Deciphered Date		2020/04/19		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTOMER TO ANY OTHER DIVISION OF OEM OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								PWR 2 stages					
								Size		Document Number		Rev	
								LA-K741P				0.3	
								Date:		Thursday, December 03, 2020		Sheet 101 of 114	


[illegible]

Security Classification	Compal Secret Data		Title		Rev
Issued Date	2020/02/27	Deciphered Date	2021/12/31		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FOR THE PURPOSE OF THE COMPLETE DISCLOSURE OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			PWR GPU CORE (ENPC81610) LA-K741P		0.1
Date:	Thursday, December 08, 2020	Sheet	102	of	1





Input Current (Total) :
GN20-E7 (150W)/19.5V=7.69A



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/04/19	Deciphered Date	2020/04/19	Title	PWR +NVVDD Phase1&2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document	Number	Rev	Date	Thursday, December 03, 2020
		LA-K741P	0.3	Sheet	103 of 114







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/04/19	Deciphered Date	2020/04/19	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR +NVVDD Phase3&4	
Size	Document	Number		Rev	0.3
Date	Thursday, December 03, 2020	Sheet	104	of	114




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2019/04/19		Deciphered Date		2020/04/19		Title	
										PWR +NVVDD Phase5&6	
										Rev	
										0.3	
										LA-K74IP	
										Date: Thursday, December 03, 2020	
										Sheet 105 of 114	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2019/04/19		Deciphered Date		2020/04/19		Title	
										PWR +NVVDD Phase7&8	
										Size Document Number	
										LA-K741P	
										Rev 0.3	
										Date: Thursday, December 03, 2020	
										Sheet 106 of 114	



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Input Current (Total) :
1.35V*40A/0.85/9V=7.06A
1.35V*26A/0.85/9V=6.88A
1.35V*20A/0.85/9V=3.53A



NVIDIA DVS BOM Table			
		PRW30	PRW31
V	1.35V~1.25V	21K	82.5K
	1.35V~1.2V	21K	52.3K



20200903 Follow SP-09948-001_v04
GN20-E7
Edp-c 36A -> 39A
Edp-p 41A -> 50A

+1.35VS_VGA (GN20-E7)
Vout = 1.35V
TDC 39A
Peak Current 50A
OCP current 81.58A
FSW=300KHz
Delta IL=27.9A

DRMOS MAX

H/S Rds(on) : 4.8mohm
L/S Rds(on) : 1.3mohm

Choke
Idc = 36A
Isat = 60A
Rdc = 0.67mohm +-5%


20200903 Follow SP-09948-001_v04
GN20-E5
Edp-c 26A -> 40A
Edp-p 30A -> 59A

+1.35VS_VGA (GN20-E5)
Vout = 1.35V
TDC 40A
Peak Current 59A
OCP current 88.32A
FSW=300KHz
Delta IL=27.9A

Choke
Idc = 35A
Isat = 50A
Rdc = 0.85mohm +-5%

+1.35VS_VGA (GN20-E3)
Vout = 1.35V
TDC 20A
Peak Current 23A
OCP current 88.32A
FSW=300KHz
Delta IL=27.9A

Choke
Idc = 35A
Isat = 50A
Rdc = 0.85mohm +-5%



+NVVDD

Place under GPU

+NVVDD (GN20 E7/E5/E3)
470uF X 9
47uF_0805 X 3
10uF_0603X 23
22uF_0603X 8 (Reserve)

X7S Change to X7T_Part number applying


Place under GPU

X7S Change to X7T_Part number applying

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/04/19	Deciphered Date	2020/04/19	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR GPU DECOUPLING	
				Size	Document Number
				LA-K741P	
Date: Thursday, December 03, 2020		Sheet 109 of 114		Rev 0.3	

Add a switch circuit to turn off the +12V_VIN if need.

Input Current: 2.26A
 $12V \times 0.8A / 0.85 / 5V = 2.43A$



Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	P.102	P102-PWR_GPU_CORE (NCP81610)	2020/08/07	Compal_PWR	1.Modify OCL from 75A/phase to 37.5A/phase for NVVDD. (Main source Dr.MOS with 3H Choke) 2.Modify OCL from 75A/phase to 45A/phase for NVVDD. (Main source Dr.MOS with 4H Choke)	1.PR228 change from SD034226380(226k) to SD034113380(113kΩ). 2.PR228 change from SD034226380(226k) to SD034137380(137kΩ).	0.1
2	P.103 P.104 P.105 P.106 P.107	P103-PWR+NVVDD_Phase1&2 P104-PWR+NVVDD_Phase3&4 P105-PWR+NVVDD_Phase5&6 P106-PWR+NVVDD_Phase7&8 P107-PWR+NVVDD_Phase9&10	2020/08/10	Compal_PWR	1.Change resistance and capacitance of snubber circuit for each phase of NVVDD Dr.MOS to meet PD derating.	1.PR296,PRV301,PRV306,PRV311,PRV316,PRV321,PRV326,PRV331,PRV336,PRV341change from SD012220B80(2.2Ω)to SD001470B80(4.7Ω). PCV232,PCV245,PCV256,PCV267,PCV278,PCV289,PCV299,PCV305,PCV319,PCV329 change from SE025102K80(1000pF)to SE025681K80(680pF).	0.1
3	P.103 P.104 P.105 P.106 P.107	P103-PWR+NVVDD_Phase1&2 P104-PWR+NVVDD_Phase3&4 P105-PWR+NVVDD_Phase5&6 P106-PWR+NVVDD_Phase7&8 P107-PWR+NVVDD_Phase9&10	2020/08/17	Compal_PWR	1.Change main source Dr.MOS NCP303150D to NCP303152 for DVT1 SMT	1.PUV202,PUV203,PUV204,PUV205,PUV206,PUV207,PUV208,PUV209,PUV210,PUV211 change from SA0000CU000 to SA0000DIL00.	0.1
4	P.102	P102-PWR_GPU_CORE (NCP81610)	2020/08/26	Compal_PWR	1.Modify OCL from 75A/phase to 37.5A/phase for NVVDD. (2nd source Dr.MOS with 3H Choke) 2.Modify OCL from 75A/phase to 45A/phase for NVVDD. (2nd source Dr.MOS with 4H Choke)	1.PR228 change from SD034169380(169k) to SD034113380(113kΩ). 2.PR228 change from SD034169380(169k) to SD034137380(137kΩ).	0.1
5	P.108	P108-PWR+1.35VS_VGA	2020/09/01	Compal_PWR	1.Modify FBVDD DVS function.(1.2-1.35)change to(1.25-1.35)	1.PRW31 change from SD034523280(52.3kΩ) to SD034649280(82.5kΩ)	0.1
6	P.108	P108-PWR+1.35VS_VGA	2020/09/03	Compal_PWR	Because NV change specification for edpp and edpc of FBVDD. 1.Modify FBVDD OCP from 56.46A to 88.32A.(with 3H Choke) 2.Modify FBVDD OCP from 58.16A to 81.58A.(with 4H Choke)	1.PRW28 change from SD034768280(76.8kΩ) to SD034649280(64.9kΩ) 2.PRW24 change from SD034475280(47.5kΩ) to SD034487280(48.7kΩ) PRW28 change from SD00000DM00(82kΩ) to SD034750280(75kΩ)	0.1
7	P.108	P097-PWR+1.8VSP	2020/09/11	Compal_PWR	1.Because NV change specification for edpp of 1.8V. Modify +1.8V OCP from fixed 12A to adjustable and pull high for PU1801 pin 10 to set OCP=12A.	1.PU1801 pin10 net name "VCC+1.8VGS" change to "ILIMT+1.8VGS"	0.1
8	P.103 P.104 P.105 P.106 P.107	P103-PWR+NVVDD_Phase1&2 P104-PWR+NVVDD_Phase3&4 P105-PWR+NVVDD_Phase5&6 P106-PWR+NVVDD_Phase7&8 P107-PWR+NVVDD_Phase9&10	2020/09/15	Compal_PWR	1.To prevent material shortage for 0603 X7S 680pF. Downsize capacitor of NVVDD subber circuit from 0603 X7S 680pF to 0402 X7S 680pF	1.PCV232,PCV245,PCV256,PCV267,PCV278,PCV289,PCV299,PCV305,PCV319,PCV329 MLCC 0603 680pF(SE025681K80) change 0402 680pF(SE074681K80).	0.1
9	P.103 P.104 P.105 P.106 P.107	P103-PWR+NVVDD_Phase1&2 P104-PWR+NVVDD_Phase3&4 P105-PWR+NVVDD_Phase5&6 P106-PWR+NVVDD_Phase7&8 P107-PWR+NVVDD_Phase9&10	2020/09/25	Compal_PWR	1.Due to delivery of NCP303160 can't catch up DVT1 SMT build. Change Dr.MOS of +NVVDD to NCP303160.	1.PUV202,PUV203,PUV204,PUV205,PUV206,PUV207,PUV208,PUV209,PUV210,PUV211 change from NCP303152(SA0000DIL00) to NCP303160(SA0000DC900)	0.1
10	P.102	P102-PWR_GPU_CORE (NCP81610)	2020/09/25	Compal_PWR	1.Improve IMON accuracy for NVVDD main source and 2nd source solution.	1.Pop PCV201 MLCC 0402 1000pF(SE074102K80)	0.1
11	P.98	P098-PWR+1.0VS_VGAP	2020/11/17	Compal_PWR	1.Delete current sense and change to short at MP phase.	1.Delete PR1114 0805 0.005ohm(SD00001UY20)	0.2
12	P.92 P.93 P.94 P.95	P092-PWR+VCC_CORE_Phase1&2 P093-PWR+VCC_CORE_Phase3&4 P094-PWR+VCC_CORE_Phase5&6 P095-PWR+VCC_GT/+VCC_SA	2020/11/30	Compal_PWR	1.Due to AOZ5239 shortage,exchange main source(AOZ5239) and 2nd source(NCP302045) for Dr.MOS of NVVDD power solution.	1.PUZ01,PUG1,PUZ02,PUZ03,PUZ04,PUZ05,PUZ06 change from AOZ5239(SA0000AZQ00) to NCP302045(SA0000AOI30)	0.2

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title	PWR PIRI	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-K74IP	0.3
				Date:	Thursday, December 03, 2020	Sheet 112 of 114

[illegible]

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title	PWR PIR3	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-K741P	0.3
				Date:	Thursday, December 03, 2020	Sheet 114 of 114